论文部分内容阅读
全数字延时锁定环在现代超大规模系统芯片中具有极其重要的作用,被广泛地用于解决系统时钟的产生和分布问题,因此详细分析其研究进展具有一定的理论意义和实际应用价值.首先在分析延时锁定环工作原理的基础上,阐明了全数字延时锁定环相对于全模拟和混合信号延时锁定环具有的优点.其次详细阐述了全数字延时锁定环的发展过程、研究现状和存在的问题,尤其在指出传统逐次逼近寄存器延时锁定环存在谐波锁定、锁定时间没有达到理论值和死锁三个问题的基础上,对各种改进型逐次逼近寄存器延时锁定环的性能进行了对比分析.最后对全数字延时锁定环的未来发展趋势进行了展望.
All-digital delay lock loop plays an extremely important role in modern very large-scale system-on-chip and is widely used to solve the problem of system clock generation and distribution. Therefore, it is of theoretical and practical value to analyze the research progress in detail Based on the analysis of working principle of delay lock loop, the advantages of all digital delay lock loop relative to full analog and mixed signal delay lock loop are expounded.Secondly, the development of all digital delay lock loop Present situation and existent problems, especially on the basis of pointing out that the traditional successive approximation register delay locked loop has the harmonic lock, the locking time does not reach the theoretical value and the deadlock three problems, based on the improved successive approximation register delay locked loop The performance of which is compared and analyzed.Finally, the future development trend of all-digital delay locked loop is prospected.