论文部分内容阅读
本文提出了一种能显著降低系统虚同步概率,而又不影响漏同步概率的新的帧同步体制;给出了实现这种帧同步保护的具体逻辑控制电路;推导出了时分制多路传输系统,在帧同步码前后充满着数据情况下帧同步质量指标——漏同步概率及虚同步概率的一般计算公式;并简单探讨了这种帧同步结构在有些系统中的应用;最后通过计算对比和试验结果说明了这种帧同步体制对改善系统帧同步性能的有效性。
In this paper, we propose a new frame synchronization system that can significantly reduce the probability of system virtual synchronization without affecting the probability of missed synchronization. The specific logic control circuit to achieve such frame synchronization protection is given. Time-division multiplexing System, before and after the frame synchronization code is full of data frame synchronization quality indicators - leakage synchronization probability and virtual synchronization probability of the general formula; and simply discussed the application of this frame synchronization structure in some systems; Finally, by comparing the calculation The experimental results show the effectiveness of this frame synchronization system in improving the system frame synchronization performance.