论文部分内容阅读
The performance of high density chips operating in the GHz range is mostly affected by on-chip interconnects. The interconnect delay depends on many factors, a few of them are inputs toggling patterns, line &coupling parasitics, input rise/fall time a