论文部分内容阅读
利用逻辑芯片配合处理器——产生IDE接口通信所需要的信号,用硬件编程语言VHDL(Very High Speed Integrated Circuit Hardware Description Language)实现IDE接口所要求的时序。通过对本设计进行仿真,结果证明此IDE接口遵循ATA规范,可以挂接普通硬盘。利用本文的设计,任何支持16位数据通信的处理器都可以实现IDE接口通信。如果利用现有的硬件设备,则本设计无需增加额外成本,其稳定性也得到了实际验证。
The use of logic chips with the processor - IDE interface to generate the necessary communication signals, the hardware programming language VHDL (Very High Speed Integrated Circuit Hardware Description Language) IDE interface to achieve the required timing. Through the simulation of the design, the results show that this IDE interface to follow the ATA specification, you can mount a common hard drive. With this design, any processor that supports 16-bit data communication can achieve IDE interface communication. If the use of existing hardware devices, the design without additional cost, the stability has been actually verified.