With the introduction of EUV lithography,the photolithographic process in 5 nm logic process can be simplified to use mostly single exposure method.In a typical
In 5 nm technology node,FinFET device performance is sensitive to the dimension of the device structure such as the fin profile.In this work,we simulate the inf