This paper proposes a synthesized injection-locked bang-bang phased-locked loop(SILBBPLL)with high digital controlled oscillator(DCO)frequency resolution.The SILBBPLL is expressed with hardware description language and automatically placed&routed(APR)by using standard digital circuit design flow.As the mismatch issues of the circuits are not considered carefully during the APR design flow,the phase noise performance is severely deteriorated.We adopt pulse injection locking technique to improve the phase noise performance.The DCO frequency resolution is critical for reducing the reference spur in a digital injection-locked PLL.Therefore,we propose novel frequency tuning circuits to increase the DCO frequency resolution so that the reference spurs are reduced.The frequency tuning circuits consist of a standard cell based high-linearity output feedback DAC(OFDAC)and two custom varactors.The OFDAC is used to tune the frequency of the DCO with the custom varactor precisely.The custom varactor is firstly designed,added into the standard cell library,and APR with the standard cells.The SILBBPLL chip with a core area of 0.008 mm~2is implemented in 65 nm CMOS process.When operating at 1.8 GHz,the measured results show that the root-mean-square(RMS)jitter integrated from 10 k Hz to 100 MHz is 1.1 ps,and the power consumption is 1.5 mW with a 0.8-V supply.The proposed SILBBPLL achieves a figure-of-merit(Fo M)of-237.4 d B and a reference spur of-50.9 d Bc.