论文部分内容阅读
In this paper, detailed models of 14-bit 100MS/s pipelined analog-to-digital converter （ADC）are presented. In order to help design of ADC system, blocks for pipelined ADC and disturbancesources are carefully analyzed. Critical parameters, such as capacito