论文部分内容阅读
分析了超深亚微米物理设计中天线效应的产生机理以及基于超深亚微米工艺阐述了计算天线比率的具体方法。同时,根据天线效应的产生机理并结合时钟树综合提出了消除天线效应的新方法。此方法通过设置合理的约束进行时钟树综合,使得天线效应对时钟延时和时钟偏斜的影响降到最低,从而对芯片时序的影响降到最低。最后结合一款芯片的物理设计,该设计采用台积电(TSMC)65 nm低功耗(LP)工艺,在布局布线中运用所述的方法进行时钟树综合并且使得时钟网络布线具有最大的优先权。此方法有效地消除了设计中存在的天线效应,并且使得天线效应对时钟树的影响降到最低以及对时序的影响降到最小。
The mechanism of antenna effect in ultra-deep sub-micron physical design and the method of calculating antenna ratio based on ultra-deep submicron technology are analyzed. At the same time, a new method to eliminate the antenna effect is put forward according to the mechanism of antenna effect and clock tree synthesis. In this method, clock tree synthesis is performed by setting reasonable constraints so that the effect of antenna effect on clock delay and clock skew is minimized, and the impact on chip timing is minimized. Finally, with the physical design of a chip, the design uses TSMC’s 65-nm low-power (LP) process to apply the described method to clock tree synthesis and to give the highest priority to clock network routing in the placement and routing. This approach effectively eliminates the antenna effects that exist in the design and minimizes the effect of the antenna effect on the clock tree and minimizes the impact on timing.