论文部分内容阅读
ＰＡＬ器件，尤其是高性能的ＰＡＬ２２Ｖ１０或者２２ＶＰ１０在最新的逻辑电路设计中广泛被采用。国内一些单位曾经做过ＰＡＬ解析方面的工作，但有状态探测时间长，采集数据不准确等缺陷，其解析效果不佳。本文对于同步时序结构的ＰＡＬ器件，提出了一种行之有效的解析方法，它不仅解析速度快，而且可以提高解析的准确性，给研究和分析含有加密的ＰＡＬ器件的逻辑设计者，解决了由于译码不出ＰＡＬ内部码点所带来的一系列困难，并为想要形成ＰＡＬ解析方面产品的用户提供了有效的方法。
PAL devices, especially the high-performance PAL22V10 or 22VP10, are widely used in the latest logic design. Some domestic units have done PAL resolution work, but the status of detection for a long time, the acquisition data is not accurate and other defects, the analysis of poor results. In this paper, an effective analytical method for PAL devices with synchronous timing structure is proposed, which not only has fast analysis speed but also improves the accuracy of the analysis. This method solves the problem of analyzing and analyzing logic designers who have encrypted PAL devices, Due to the decoding of PAL internal code points brought a series of difficulties, and for those who want to form a PAL resolution products provide an effective method.