论文部分内容阅读
针对引信体目标视频回波模拟器中实时数字信号处理的要求,给出了基于Virtex-II系列现场可编程门阵列(FPGA)设计的专用处理器的方案、方法。该方案充分利用了与FPGA结构相适应的设计优化技术,解决了由于FPGA片内时钟频率过高而产生的瓶颈问题。调试表明,此处理器既有专用ASIC电路的快速性,又有DSP器件的灵活性,完全能满足引信体目标视频回波模拟系统的实际要求。
Aimed at the requirement of real-time digital signal processing in target video echo simulator of fuse body, the scheme and method of special processor based on Virtex-II series field programmable gate array (FPGA) are given. The scheme takes full advantage of the design optimization technology that is compatible with the FPGA structure and solves the bottleneck problem caused by the high frequency of the FPGA chip clock. Debugging shows that this processor has the ASIC ASIC circuit speed, but also the flexibility of DSP devices, fully able to meet the actual requirements of the target fuselage video echo simulation system.