A high performance 3 inch 0.5 μm InP DHBT technology with three interconnecting layers has been developed.The epitaxial layer structure and geometry parameters
A p-type low-temperature poly-Si thin film transistors(LTPS TFTs) integrated gate driver using 2 nonoverlapped clocks is proposed.This gate driver features char