,One-dimensional breakdown voltage model of SOI RESURF lateral power device based on lateral linearl

来源 :中国物理B(英文版) | 被引量 : 0次 | 上传用户:aaronqi666
下载到本地 , 更方便阅读
声明 : 本文档内容版权归属内容提供方 , 如果您对本文有版权争议 , 可与客服联系进行内容授权或下架
论文部分内容阅读
A novel one-dimensional (1D) analytical model is proposed for quantifying the breakdown voltage of reduced surface field (RESURF) lateral power device fabricated on silicon on an insulator (SOI) substrate. We assume that the charges in the depletion region contribute to the lateral PN junctions along the diagonal of the area shared by the lateral and vertical depletion regions. Based on the assumption, the lateral PN junction behaves as a linearly graded junction, thus resulting in a reduced surface electric field and high breakdown voltage. Using the proposed model, the breakdown voltage as a function of device parameters is investigated and compared with the numerical simulation by the TCAD tools. The analytical results are shown to be in fair agreement with the numerical results. Finally, a new RESURF criterion is derived which offers a useful scheme to optimize the structure parameters. This simple 1D model provides a clear physical insight into the RESURF effect and a new explanation on the improvement in breakdown voltage in an SOI RESURF device.
其他文献
黄瓜(Cucumis sativus L.)是设施栽培的主要蔬菜种类之一,连作障碍已成为制约其高产高效和可持续发展的重要因素。大葱轮作可有效减轻黄瓜连作障碍,但其内在机制尚未完全弄清
We report an experimental study on the temperature and number evolution of cold cesium atoms diffusively cooled inside a wall-coated glass cell by measuring the
本研究以金花梨(Pyrus pyrifolia Nak. cv. Jinhua)优系14#、18#、4#、3#的茎尖和试管苗叶片为试材进行营养器官培养研究,实验采用正交实验设计并结合SPSS统计分析软件包对实验
针对同一个图形,从不同的角度计算它的面积,并借助面积相等得到一个代数恒等式的方法,我们称为面积法.面积法作为数形结合思想中常用的方法,不仅可以验证乘法公式,而且在探求
【实验课题】用给定的材料通过拼图验证代数恒等式.  【实验目的】1. 经历从具体问题抽象出数学问题——建立模型——综合运用已有的知识解决问题的过程;  2. 通过拼图,获得一些研究问题的方法和经验,加深对知识的理解.  【实验材料】边长为a的正方形、边长为b的正方形、长为a宽为b的长方形硬纸片各10块(a>b).  【实验过程】  活动一:小组内成员合作,利用现有材料,拼图验证完全平方公式:a2
种传病毒的种类日趋增多,病毒病危害加剧,导致作物产量和品质大幅下降。大葱病毒病普遍发生,危害严重。本试验以大葱为试材,探讨有性繁殖植物种传病毒的脱毒种苗速繁途径,建立良繁
In this paper,we present an improved high-frequency equivalent circuit for SiGe heterojunction bipolar transistors (HBTs) with a CBE layout,where we consider th