论文部分内容阅读
According to the SIA roadmap, by the year of 2006, minimum feature size of 70 nm on wafer is required. Research in U.S., Japan and Europe is aimed at developing and demonstrating an EUVL tool for critical feature size of 70 nm and below. In Japan, Himeji