As lithography progresses into the sub-100 nanometer (nm) realm, the capital investment and technology needed to achieve smaller DRAM cell and chip sizes-and th
Wafer-Level Burn-In and Test (WLBT) is a method for burning-in semiconductor devices while still in wafer form. This has many advantages, one of which is the pr